

mux2_1b:M0
mux2_1b:M1
mux2_1b:M2
mux2_1b:M3
G2
G3
G4
a
b
sel
x
0
4
8
1
5
2
6
3
7
SW[9..0]
LEDR[3..0]